A High Gain Input-Parallel Output-Series DC/DC Converter with Dual Coupled Inductors


High Gain Input-Parallel Output-Series A topology of arrangement dynamic power channel (SAP F) in view of a solitary stage half-connect fell staggered upset er is proposed so aside repay voltage music of the heap associated with the purpose of basic coupling (P CC).

This paper displays the fundamental parts of the alter er and The proposed transform er with the basic control effectively acquires any voltage reference. Hence, the rearrange er goes about as a consonant source when the reference is a non-sinusoidal flag.


High Gain Input-Parallel Output-Series On the other hand, the proposed converter inherits the merits of interleaved series-connected output capacitors for high voltage gain, low output voltage ripple, and low switch voltage stress. Moreover, the secondary sides of two coupled inductors are connected in series to a regenerative capacitor by a diode for extending the voltage gain and balancing the primary-parallel currents.

In addition, the active switches are turned on at zero current and the reverse recovery problem of diodes is alleviated by reasonable leakage inductances of the coupled inductors. Besides, the energy of leakage inductances can be recycled. A prototype circuit rated 500-W output power is implemented in the laboratory, and the experimental results shows satisfactory agreement with the theoretical analysis.



Fig. 1. Equivalent circuit of the presented converter.


Fig.2 Key theoretical waveforms.



Fig.3 Key experimental current waveforms.


Fig.4 Voltage stress waveforms of power components.


For low info voltage and high advance up power transformation, this paper has effectively built up a high-voltage gain dc– dc converter by information parallel yield arrangement and inductor procedures. The key hypothetical waveforms, relentless state operational guideline, and the principle circuit execution are talked about to investigate the upsides of the proposed converter. Some critical attributes of the proposed converter are as per the following:


High Gain Input-Parallel Output-Series 1) it can accomplish an a lot higher voltage gain and abstain from working at extraordinary obligation cycle and various turn proportions; 2) the voltage worries of the fundamental switches are low, which are one fourth of the yield voltage under N = 1; 3) the information current can be naturally shared by each stage and low swell flows are gotten at info;


4) the fundamental switches can be turned ON at ZCS with the goal that the primary exchanging misfortunes are decreased; and 5) the current falling rates of the diodes are constrained by the spillage inductance so the diode invert recuperation issue is eased.

In the meantime, there is a principle detriment that the obligation cycle of each switch will be at the very least half under the interleaved control with 180◦ stage move.


[1] C.Cecati, F. Ciancetta, and P. Siano, “A multilevel inverter for photovoltaic systems with fuzzy logic control,” IEEE Trans. Ind. Electron., vol. 57, no. 12, pp. 4115–4125, Dec. 2010.

[2] X. H. Yu, C. Cecati, T. Dillon, and M. G. Simoes, “The new frontier of smart grid,” IEEE Trans. Ind. Electron. Mag., vol. 15, no. 3, pp. 49–63, Sep. 2011.

[3] G. Fontes, C. Turpin, S. Astier, and T. A. Meynard, “Interactions between fuel cell and power converters: Influence of current harmonics on a fuel cell stack,” IEEE Trans. Power Electron., vol. 22, no. 2, pp. 670–678, Mar. 2007.

[4] J. Y. Lee and S. N. Hwang, “Non-isolated high-gain boost converter using voltage-stacking cell,” Electron. Lett., vol. 44, no. 10, pp. 644–645, May 2008.

[5] Z. Amjadi and S. S. Williamson, “Power-electronics-based solutions for plug-in hybrid electric vehicle energy storage and management systems,” IEEE Trans. Ind. Electron., vol. 57, no. 2, pp. 608–616, Feb. 2010.

Leave a Reply

Your email address will not be published.