**ABSTRACT:**** **

This paper presents a multilevel invert er that has been conceptualized to reduce component count, particularly for a large number of output levels. It comprises floating input dc sources alternately connected in opposite polarities with one another through power switches whereas each input dc level appears in the stepped load voltage either individually or in additive combinations with other input levels. This approach results in reduced number of power switches as compared to classical to p o log i e s. A single-phase five-level invert er demonstrates the working principle of the proposed topology. The simulation investigates the topology and an exhaustive comparison of the proposed topology is made against the classical cascaded H-bridge topology.

** ****SOFTWARE:** MAT LAB/SIM U LINK

** ****CIRCUIT DIAGRAM:**

** **

Fig. 1. Single-phase invert er based on the proposed topology with two input sources.

** ****EXPECTED SIMULATION RESULTS:**

** **

** **Fig. 2. (a) Reference and carrier wave forms for the proposed scheme for a five-level output. (b) Aggregated signal “*a*(*t*).”

Fig. 3. Switching pulse pattern for the five-level invert er.

Fig. 4. Simulation results. (a) Five-level voltage output. (b) Harmonic spectrum of the load voltage.

Fig. 5. Simulation results. (a) Load current waveform with an *R L *load (*R *=

2 Ω and *L *= 2 m H). (b) Harmonic spectrum of the load current.

**CONCLUSION:**

As M LI s are gaining interest, efforts are being directed toward reducing the device count for increased number of output levels, therefore A novel topology for M LI s has been proposed in this paper to reduce the device count. The working principle of the proposed topology has been explained, and mathematical formulations corresponding to output voltage, source currents, voltage stresses on switches, and power losses have been developed. Simulation studies performed on a five-level invert er based on the proposed structure have been validated experimentally.

**Comparison**

Comparison of the proposed topology with conventional top o l o g i es reveals that the proposed topology significantly reduces the number of power switches and associated gate driver circuits. Analytical comparisons on the basis of losses and switch cost indicate that the proposed topology is highly competitive. The proposed topology can be effectively employed for applications where isolated dc sources are available. The advantage of the reduction in the device count, however, imposes two limitations: 1) requirement of isolated dc sources as is the case with the C H B topology and 2) curtailed modular it y and fault-tolerant capabilities as compared to the C H B topology.

#### REFERENCES

[1]S. K o u r o, M. Malinowski, K. Go pa k u m a r, J. P o u, L. Fran q u e lo, B. Wu, J. Rodriguez, M. Perez, and J. Leon, “Recent advances and industrial

applications of multilevel converters,” IEEE Trans. Ind. Electron., vol. 57,

no. 8, pp. 2553–2580, Aug. 2010.

[2] G. But i c chi, E. Loren z an i, and G. France s chin i, “A five-level single-phase

grid-connected converter for renewable distributed systems,” IEEE Trans.

Ind. Electron., vol. 60, no. 3, pp. 906–918, Mar. 2013.

[3] J. Rodriguez, J.-S. La i, and F. Z h en g Peng, “Multilevel invert er s: A survey

of top o log i es, controls, applications,” IEEE Trans. Ind. Electron., vol. 49,

no. 4, pp. 724–738, Aug. 2002.

[4] S. De, D. Banerjee, K. Siva Kumar, K. Gopakumar, R. Ramchand, and

C. Patel, “Multilevel inverters for low-power application,” IET Power

Electronics, vol. 4, no. 4, pp. 384–392, Apr. 2011.

[5] M. Malinowski, K. Gopakumar, J. Rodriguez, and M. A. Pérez, “A survey

on cascaded multilevel inverters,” IEEE Trans. Ind. Electron., vol. 57,

no. 7, pp. 2197–2206, Jul. 2010