This paper presents a novel cascaded multilevel inverter topology. The series connection of proposed basic cells is the main core of this topology. Different methods to determine the values of DC voltage sources in cells are investigated. Advantages and disadvantages of this topology in comparison with classical topologies are discussed. Symmetric and asymmetric structures of this topology are well analyzed through simulations.
- Cascaded multilevel inverter
- Single phase
GENERAL SCHEMATIC CIRCUIT DIAGRAM:
Fig.. 1. General scheme of proposed cascaded multilevel inverter
EXPECTED SIMULATION RESULTS
Fig. 2. Simulation results of two-cell proposed inverter Symmetric design: (a) va (b) Vaal and iout(c) THD Asymmetric design: (d) va (e) Vout and iout(f) THD
Fig.3.The blocking voltage of switches(a) S11 and S12 (b)S21 and S22 (c)S31 and S32 (d)S41 and S42 (e) Sa (f) Sb (g) T1 and T4 (h) T2 and T3.
In this paper a new structure for multilevel inverters based on series connection of four-level sub-multilevel basic cells is proposed. The H-bridge inverter and additional circuit have been added to the basic form of the proposed inverter in order to generate positive and negative polarities and facilitate the symmetric and asymmetric implementations regarding the values of the dc sources. Different methods are suggested to choose the values of the dc sources and they are appraised by comparison studies with classical cascaded H-bridge inverter. The results of this survey illustrate the fact that the number of switches and the total blocking voltage of the inverter are reduced for the proposed topology compared to the classical ones. Finally, the simulation results on a two-cell inverter with symmetric and asymmetric implementation confirm the proper performance of the proposed topology.
[I] 1. Franquelo, J. Rodriguez, J. Leon, S. Kouro, R. Portillo, and M. EPrlaectst,ro “nT. hMea ga.g, e of multilevel converters arrives,” IEEE Ind. vol. 2, no. 2, pp. 28-39, Jun. 2008.
 J. Rodriguez, S. Member, J. Lai, and S. Member, “Multilevel Inverters : A Survey of Topologies , Controls , and Applications,” IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 724-738,2002.
 J. Rodriguez, 1. G. Franquelo, S. Kouro, J. I. Leon, R. C. Portillo, M. A. M. Prats, and M. A. Perez, “Multilevel Converters: An Enabling Technology for High-Power Applications,” Proc. IEEE, vol. 97, no. II, pp. 1786-1817, Nov. 2009.
 J.-S. 1. J.-S. Lai and F. Z. P. F. Z. Peng, “Multilevel converters-a new breed of power converters,” lAS ’95. Coif. Rec. 1995 IEEE Ind. Appl. Can! Thirtieth lAS Annu. Meet., vol. 3, no. 3, pp. 509-517,1995.
 M. Malinowski, K. Gopakumar, J. Rodriguez, and M. A. Perez, E”Ale cStruorvne.,y on Cascaded Multilevel Inverters,” IEEE Trans. Ind. vol. 57, no. 7, pp. 2197-2206, Jul. 2010.